Abstract-A hybrid algorithmic-Σ∆ ADC has been developed for sensor applications that benefit from dynamic reconfiguration of the tradeoff between resolution and conversion speed. By iteratively feeding back and resampling the residue of a Σ∆ conversion, bit weight information is embedded into the digital output sequence as in an algorithmic conversion. By varying the number of sampling and feedback cycles, the ADC can be dynamically reconfigured at the architectural level to be more Σ∆-like, achieving higher resolution with lower speed, or more algorithmic-like, providing higher speed with lower resolution. With a nominal 10MHz clock, the ADC can resolve 8 bits in 1.6µsec, 16 bits in 51.2µsec or various configurations in between. Analysis of an example sensor application shows a 78% power savings due to dynamic reconfiguration to match signal characteristics.
INTRODUCTION
With the proliferation of miniaturized and autonomous sensors there has been an ever-increasing demand for reconfigurable analog-to-digital converter (ADC) architectures that can efficiently tradeoff speed and resolution with power consumption. For example, in some wireless 'listening' devices [1] (acoustic, vibration, etc.) where the incoming signal is inactive much of time, it is desirable to tune the ADC for low resolution and low power consumption, increasing resolution only when an active signal is detected. In multi-channel/element sensor systems [2] , it is desirable to be able to roughly scan all channels quickly and then measure active channels with high resolution. Such adaptation to signal characteristics requires a reconfigurable tradeoff between conversion speed and resolution.
Previous research in reconfigurable ADC architectures has focused primarily on the pipelined architecture, where reconfigurable networks similar to those in Field Programmable Gate Arrays (FPGA) are used to scale pipeline stage depth or re-group the pipeline stages to optimize resolution and/or speed of the ADC [3] [4] . However, pipelined architectures are tailored to high speed (1M-100MHz) applications, and their circuit complexity is not well suited to low-power sensor applications where data of interest rarely exceeds 100kHz. A low-power reconfigurable ADC that can reconfigure its architecture between pipelined and Σ∆ modes has been reported [5] . This ADC can achieve a wide range of bandwidth and resolution with adaptive power consumption. However, due to the intrinsic difference between the pipelined and Σ∆ architectures, the system requires very complicated circuits in order to realize the reconfigurability.
In low-power sensor applications, the most commonly used ADC architectures are: successive approximation register (SAR) [6] , integrating [7] , algorithmic [8] , and sigma-delta (Σ∆) [9] - [11] . Algorithmic ADCs are typically applied to 100 kHz -1 MHz signals requiring less than 12-bit resolution. Its architecture normally consists of a multiply-by-two, a sample-and-hold (SaH), a comparator; and a 1-bit DAC, as shown in Figure 1(a) . On the other hand, Σ∆ ADCs can easily achieve a resolution higher than 16-bit using over-sampling and noise shaping techniques [9] - [11] . However, because of the large number of clocking cycles required for each conversion, Σ∆ architecture are generally only useful in low speed applications. A first-order Σ∆ architecture normally consists of an integrator, a comparator and a 1-bit DAC, as shown in Figure 1 This paper introduces a new ADC architecture that utilizes hardware similarities in algorithmic and Σ∆ topologies to efficiently reconfigure operation, at the architectural level, to tune conversion speed, resolution, and power consumption to signal characteristics. The novel hybrid algorithmic Σ∆ ADC will be described and results from behavioral analysis will be presented. Application of the hybrid algorithmic-Σ∆ ADC in sensor systems will be discussed. 
A. Architecture
The extended conversion technique, wherein coarse conversion is added to measure the residue of a fine conversion, is widely used to improve resolution. In a broad sense, all two-step ADCs and subranging ADCs use the extended conversion technique. If the fine conversion is a first-order Σ∆ conversion, the error in the coarse conversion can be suppressed by the number of counting steps in the first Σ∆ conversion [12] . That is, the oversampling in the first phase improves the resolution of the second phase also.
Because subranging ADCs can be viewed as a cascade of multiple two-step architecture ADCs, it is intuitive to study the effect of applying multiple extended conversions on a first-order Σ∆ architecture ADC. As shown in Figure 2 , a sample and hold (SaH) and an analog MUX can be added to the conventional first-order Σ∆ architecture to iteratively sample the integrator residue voltage Vres and feed it back to the Σ∆ input. Multiple extended conversions on a first-order Σ∆ can be achieved in this manner. Due to the mathematical nature of its operation and the hardware required, we have named the circuit in Figure 2 a hybrid algorithmic-Σ∆ ADC. This circuit allows the tradeoff between conversion speed and resolution (or power consumption) can be addressed by adjusting the number of loops in each of these two modes. A multiple extended conversion Σ∆ ADC, the proposed architecture for a hybrid algorithmic-Σ∆ ADC.
B. Operation
In hybrid algorithmic-Σ∆ operation, the analog MUX is first switched to V in , the input voltage, and a conventional first-order Σ∆ conversion is performed. Assuming it takes L cycles, then 1 1 It has been proven [12] that
where the first term gives the ADCs estimated value of V in , and the second term is the estimation error such that the residual after L cycles is Vres=V L -D L Vref. In conventional extended conversion, the residue is measured by a coarse conversion circuit. However, the hybrid algorithmic-Σ∆ approach provides a feedback path to reuse the existing Σ∆ hardware to measure the residue. Furthermore, multiple feedback phases can be implemented to measure the residue of each phase. For M feedback phases,
Reducing expressions (2) and (3) gives the final data reconstruction equation for the hybrid algorithmic-Σ∆ with M conversion phases of L first-order Σ∆ cycles:
C. Characteristics
Resolution: In the ideal case, each L cycles of a firstorder Σ∆ conversion phase achieves log 2 (L) bits of resolution. For M phases, the optimal resolution R is
Speed (Conversion Time): First-order Σ∆ conversion requires L steps in each phase plus one additional step to reset the integrator and initialize the conversion. Thus, the total number clock cycles, N, required for M phases is:
Hybrid Operation: From a component topology point of view, the core circuits are those of a first-order Σ∆ converter, and the additional front-end SaH and analog MUX show a striking similarity to the algorithmic converter shown in Figure 1a . Furthermore, the conversion result in (4) contains a summation of digital values, D, that is representative of first-order Σ∆ conversions and a binary weighted summation over M that is representative of an algorithmic ADC. Thus, the new hybrid algorithmic-Σ∆ converter essentially has two conversion loops: an inner first-order Σ∆ conversion loop and an outer algorithmic feed-back loop.
D. Behavioral Verification
Behavior of the hybrid algorithmic-Σ∆ converter has been simulated and verified in MATLAB. Figure 3(a) shows a case of M=3 phases and L=16 cycles each phase. The triangle wave is the integrator output, and the square wave is the comparator output. It can be seen that the first-order Σ∆ conversion is interrupted at the end of each phase and the residue is generated, sampled and fed back as input to the next phase. Figure 3(b) shows the simulated input/output transfer function that verifies 12-bit resolution can be achieved when L=16 and M=3. 
III. BEHAVIORAL ANALYSIS

A. Architecture Level Reconfigurability
The hybrid algorithmic-Σ∆ implements L first-order Σ∆ counting steps in each of M algorithmic feedback phases. If L is large and M is small (longer counting conversion and fewer residue feedbacks), the system behaves more Σ∆-like, with high resolution but slow speed; the number of required clock cycles increases logarithmically with respect to resolution. If L is small and M is large (less counting but frequent residue feedback), the system behaviors more algorithmic-like, with relatively low resolution but high speed; the total number of clocks increases linearly with respect to resolution. Because speed and resolution vary with M and L, the system can be dynamically reconfigured at the architectural level by adjusting M and L, which can be fully determined by the clocking scheme. This allows the system to be easily tailored to application demands in real time.
B. Resolution, Speed and Power Tradeoffs
The relationship between resolution and conversion time and the circuit parameters L and M, shown in (5) and (6), is not as straightforward as other ADC topologies. As a result, the architectural reconfigurability of the hybrid algorithmic-Σ∆ ADC offers a unique capability to adjust circuit performance and address the speed/resolution/power tradeoff. Figure 4 shows some of the wide range of configurations possible, mapping values of L and M to achievable resolutions and require clock cycles. To better visualize the configurability of the hybrid algorithmic-Σ∆ architecture, consider Figure 5 . which shows how the resolution and power consumption can vary as the conversion speed is increased. To maintain low power consumption, the circuit would retain a Σ∆-like configuration, and increasing speed would require reducing resolution (solid lines). Alternatively, the resolution could be reduced less dramatically by introducing some algorithmic-like phases at the cost of increased power consumption (dashed lines). To retain high resolution with increased speed, more feedback phases must be enabled, significantly increasing power consumption (dotted lines). The diverse combinations of performance achievable with the hybrid algorithmic-Σ∆ ADC provide tremendous value to systems with varying signal characteristics. Operational space of the hybrid algorithmic-Σ∆ ADC.
IV. DYNAMIC RECONFIGURATION IN SENSOR
APPLICATIONS
The hybrid algorithmic-Σ∆ architecture's capability for real-time reconfigurability is especially well suited for sensor systems where variability of signal characteristics over time or space provides an opportunity to improve system performance. The examples below demonstrate the benefit of the hybrid algorithmic-Σ∆ ADC in two potential applications. Figure 6 represents a multi-channel sensor application where it is desirable to monitor all channels while minimizing power consumption.
Here, the hybrid algorithmic-Σ∆ ADC can be configured to scan all signals with low resolution to locate inactive channels. The ADC could then measure with high resolution only the active channels, optimizing conversion speed to minimize power. An example multi-channel sensor application. Figure 7 shows a typical output from a gas vapor sensor, which exhibits periods of high signal activity and periods of relatively minimal activity. To accurately measure the peaks, a high resolution ADC is needed. However, a high resolution ADC would consume unnecessary power when the signal is not quickly changing. Dynamic reconfiguration of ADC resolution could optimize performance.
The data in Figure 7 , recorded by a real sensor, was analyzed using two methods. First, a 16-bit Σ∆ ADC configuration was applied. The ADC output very closely tracks sensor data with constant power consumption. Second, the hybrid algorithmic-Σ∆ was applied using a simple algorithm that dynamically adjusts the configuration during operation. The resolution and power consumption were reduced, by increasing M and decreasing L when the output was below a certain threshold. When the signal was above the threshold, the ADC was reconfigured to maximize resolution, effectively operating the same as the first case 16-bit Σ∆ ADC. As shown in Figure 7 , the dynamically reconfigured hybrid algorithmic-Σ∆ tracked the input almost as well as the 16-bit Σ∆ ADC, but the power was significantly reduced during the periods the signal was below the threshold. Overall, dynamic reconfiguration provided a 78% power savings.
V. CONCLUSION
A reconfigurable ADC architecture that can dynamically adjust speed, resolution, and power consumption to match data characteristics was presented. The new hybrid algorithmic-Σ∆ ADC combines features of the first-order Σ∆ ADC and the algorithmic ADC topologies to achieve flexibility of operation well suited to many sensor applications. 
